

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

pplicant:

Nobutoshi AOKI et al.

Title:

SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING INSULATED GATE

FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURING THE

SAME

Appl. No.:

09/440,928

Filing Date: 11/16/1999

Examiner:

S. Rao

Art Unit:

2814

AMENDMENT TRANSMITTAL

Commissioner for Patents Washington, D.C. 20231

Sir:

Transmitted herewith is a Supplemental Preliminary Amendment in the aboveidentified application.

- Small Entity status under 37 C.F.R. § 1.9 and § 1.27 has been established by a [] Small Entity statement previously submitted.
- [] Small Entity statement is enclosed.
- [X] The fee required for additional claims is calculated below:

	Claims as Amended		Previously Paid For		Extra Claims Presen		Rate		Additional Claims Fee
Total Claims:	28		26	=	2	×	\$18.00	=	\$36.00
Independents:	8	· –	6	=	2	×	\$84.00	=	\$168.00
First presentation of any Multiple Dependent Claims: + \$280.00								=	\$0.00
CLAIMS FEE TOTAL:								=	\$204.00

Applicant hereby petitions for an extension of time under 37 C.F.R. §1.136(a) for [] the total number of months checked below:

Application Serial No. 09/440,928

Attorney Docket 040301-0578

- [] Please charge Deposit Account No. 19-0741 in the amount of \$204.00. A duplicate copy of this transmittal is enclosed.
- [X] A check in the amount of \$204.00 is enclosed.
- [X] The Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 C.F.R. §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 19-0741. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Commissioner is authorized to charge the unpaid amount to Deposit Account No. 19-0741.

Please direct all correspondence to the undersigned attorney or agent at the address indicated below.

Respectfully submitted,

Date December 3, 2002

FOLEY & LARDNER
Washington Harbour
3000 K Street, N.W., Suite 500
Washington, D.C. 20007-5143
Telephone: (202) 672-5414
Facsimile: (202) 672-5399

By Aaron C. Challegeo

Richard L. Schwaab Attorney for Applicant Registration No. 25,479

Aaron C. Chatterjee Registration No. 41,398



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Nobutoshi AOKI et al.

Title:

SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING

INSULATED GATE FIELD EFFECT TRANSISTOR AND METHOD

OF MANUFACTURING THE SAME

Appl. No.:

09/440,928

Filing Date:

November 16, 1999

Examiner:

S. Rao

Art Unit:

2814

SUPPLEMENTAL PRELIMINARY AMENDMENT

Commissioner for Patents Washington, D.C. 20231

Sir:

Prior to further examination of the present application and supplemental to the Preliminary Amendment filed November 19, 2002, applicants respectfully request that the above-identified application be further amended as follows:

IN THE CLAIMS:

Please amend the claims by replacing the indicated claims with the following clean version. (See Attachment A for the marked up version of the amended claims.)

1. (Four Times Amended) A semiconductor device comprising: a pair of main electrodes used as source and drain electrodes; a channel forming region provided between the pair of main electrodes; an insulating gate film formed on the channel forming region; and

a gate electrode formed on the insulating gate film, and provided with a first region including at least a first group IV element and a second group IV element and formed in contact with the insulating gate film, and a second region including the first group IV element

12/04/2002 SMINASS1 00000015 09440928

36.00 OP 168.00 OP